

## LPM4953

### Dual 30V P-Channel PowerTrench MOSFET


#### General Description

The LPM4953 is 2-channel the P-channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology.

This high density process is especially tailored to minimize on-state resistance.

These devices are particularly suited for low voltage application, notebook computer power management and other battery powered circuits where high-side switching.

#### Ordering Information



#### Features

- -30V/-5.0A,  $R_{DC(ON)}=38m\Omega(\text{typ.})@V_{GS}=-10V$
- -30V/-3.6A,  $R_{DC(ON)}=60m\Omega(\text{typ.})@V_{GS}=-4.5V$
- Super high density cell design for extremely low  $R_{DC(ON)}$
- SOP8 Package


#### Applications

- ✧ Portable Media Players
- ✧ Cellular and Smart mobile phone
- ✧ LCD
- ✧ DSC Sensor
- ✧ Wireless Card


#### Marking Information

Please see website.

#### Pin Configurations



SOP8(Top View)



## Functional Pin Description

### Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter	Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage	-30	V
V <sub>GSS</sub>	Gate-Source Voltage	±25	V
I <sub>b</sub>	Drain Current – Continuous (Note 1a)	-5.3	A
	– Pulsed	-50	
P <sub>b</sub>	Power Dissipation for Single Operation (Note 1a)	2.5	W
	(Note 1b)	1.2	
	(Note 1c)	1	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range	-55 to +175	°C

### Thermal Characteristics

R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient (Note 1a)	50	°C/W
R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient (Note 1c)	125	°C/W
R <sub>θJC</sub>	Thermal Resistance, Junction-to-Case (Note 1)	25	°C/W


**Electrical Characteristics**

$T_A = 25^\circ\text{C}$  unless otherwise noted


Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
<b>Off Characteristics</b>						
$BV_{DSS}$	Drain–Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_b = -250\ \mu\text{A}$	-30			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_b = -250\ \mu\text{A}$ , Referenced to $25^\circ\text{C}$		-23		mV/°C
$I_{BSS}$	Zero Gate Voltage Drain Current	$V_{DS} = -24\text{ V}, V_{GS} = 0\text{ V}$			-1	$\mu\text{A}$
$I_{BSSF}$	Gate–Body Leakage, Forward	$V_{GS} = 25\text{ V}, V_{DS} = 0\text{ V}$			100	nA
$I_{BSSR}$	Gate–Body Leakage, Reverse	$V_{GS} = -25\text{ V}, V_{DS} = 0\text{ V}$			-100	nA
<b>On Characteristics (Note 2)</b>						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_b = -250\ \mu\text{A}$	-1	-1.7	-3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_b = -250\ \mu\text{A}$ , Referenced to $25^\circ\text{C}$		4.5		mV/°C
$R_{DS(on)}$	Static Drain–Source On–Resistance	$V_{GS} = -10\text{ V}, I_b = -5.3\text{ A}$ $V_{GS} = -4.5\text{ V}, I_b = -4\text{ A}$ $V_{GS} = -10\text{ V}, I_b = -5.3\text{ A}, T_J = 125^\circ\text{C}$		42 65 57	50 80 77	m $\Omega$
$I_{b(on)}$	On–State Drain Current	$V_{GS} = -10\text{ V}, V_{DS} = -5\text{ V}$	-25			A
$g_{FS}$	Forward Transconductance	$V_{DS} = -5\text{ V}, I_b = -5.3\text{ A}$		10		S
<b>Dynamic Characteristics</b>						
$C_{iss}$	Input Capacitance	$V_{DS} = -15\text{ V}, V_{GS} = 0\text{ V}, f = 1.0\text{ MHz}$		528		pF
$C_{oss}$	Output Capacitance			132		pF
$C_{rss}$	Reverse Transfer Capacitance			70		pF
<b>Switching Characteristics (Note 2)</b>						
$t_{d(on)}$	Turn–On Delay Time	$V_{DD} = -15\text{ V}, I_b = -1\text{ A}, V_{GS} = -10\text{ V}, R_{GEN} = 6\ \Omega$		7	14	ns
$t_r$	Turn–On Rise Time			13	24	ns
$t_{d(off)}$	Turn–Off Delay Time			14	25	ns
$t_f$	Turn–Off Fall Time			9	17	ns
$Q_g$	Total Gate Charge	$V_{DS} = -15\text{ V}, I_b = -4\text{ A}, V_{GS} = -10\text{ V}$		10	14	nC
$Q_{gs}$	Gate–Source Charge			2.2		nC
$Q_{gd}$	Gate–Drain Charge			2		nC
<b>Drain–Source Diode Characteristics and Maximum Ratings</b>						
$I_S$	Maximum Continuous Drain–Source Diode Forward Current				-2.1	A
$V_{SD}$	Drain–Source Diode Forward Voltage	$V_{GS} = 0\text{ V}, I_S = -2.1\text{ A}$ (Note 2)		-0.8	-1.2	V

**Notes:**


1.  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a)  $50^\circ\text{C/W}$  when mounted on a  $1\text{ in}^2$  pad of 2 oz copper



b)  $105^\circ\text{C/W}$  when mounted on a  $.04\text{ in}^2$  pad of 2 oz copper



c)  $125^\circ\text{C/W}$  when mounted on a minimum pad.

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < 300 $\mu\text{s}$ , Duty Cycle < 2.0%

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.






Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.


**Typical Characteristics**




**Figure 7. Gate Charge Characteristics.**




**Figure 8. Capacitance Characteristics.**



**Figure 9. Maximum Safe Operating Area.**



**Figure 10. Single Pulse Maximum Power Dissipation.**




**Figure 11. Transient Thermal Response Curve.**

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

Packaging Information

SOP-8



SYMBOLS	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	1.35	1.75	0.053	0.069
A1	0.10	0.25	0.004	0.010
D	4.90		0.193	
E	5.80	6.20	0.228	0.244
E1	3.90		0.153	
L	0.40	1.27	0.016	0.050
b	0.31	0.51	0.012	0.020
e	1.27		0.050	