

LPM9435


P-Channel Enhancement Mode Field Effect Transistor

General Description

The LPM9435 is the P-channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance.

These devices are particularly suited for low voltage application, notebook computer power management and other battery powered circuits where high-side switching.

Ordering Information



Features

- -30V/-5.8A, $R_{DC(ON)}=38m\Omega(\text{typ.})@V_{GS}=-10V$
- -30V/-4.0A, $R_{DC(ON)}=60m\Omega(\text{typ.})@V_{GS}=-4.5V$
- Super high density cell design for extremely low $R_{DC(ON)}$
- SOP8 Package



Applications

- ✧ Portable Media Players
- ✧ Cellular and Smart mobile phone
- ✧ LCD
- ✧ DSC Sensor
- ✧ Wireless Card

Marking Information

Please see website.

Pin Configurations



SOP8(Top View)

Functional Pin Description

Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter	Ratings	Units
V _{DSS}	Drain-Source Voltage	-30	V
V _{GSS}	Gate-Source Voltage	±25	V
I _b	Drain Current – Continuous (Note 1a)	-5.3	A
	– Pulsed	-50	
P _b	Power Dissipation for Single Operation (Note 1a)	2.5	W
	(Note 1b)	1.2	
	(Note 1c)	1	
T _J , T _{STG}	Operating and Storage Junction Temperature Range	-55 to +175	°C

Thermal Characteristics

R _{θJA}	Thermal Resistance, Junction-to-Ambient (Note 1a)	50	°C/W
R _{θJA}	Thermal Resistance, Junction-to-Ambient (Note 1c)	125	°C/W
R _{θJC}	Thermal Resistance, Junction-to-Case (Note 1)	25	°C/W

Electrical Characteristics

T_A = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
Off Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _b = -250 μA	-30			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	I _b = -250 μA, Referenced to 25°C		-23		mV/°C
I _{BSS}	Zero Gate Voltage Drain Current	V _{DS} = -24 V, V _{GS} = 0 V			-1	μA
I _{BSSF}	Gate-Body Leakage, Forward	V _{GS} = 25 V, V _{DS} = 0 V			100	nA
I _{BSSR}	Gate-Body Leakage, Reverse	V _{GS} = -25 V, V _{DS} = 0 V			-100	nA

On Characteristics (Note 2)

V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _b = -250 μA	-1	-1.7	-3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I _b = -250 μA, Referenced to 25°C		4.5		mV/°C
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = -10 V, I _b = -5.3 A V _{GS} = -4.5 V, I _b = -4 A V _{GS} = -10 V, I _b = -5.3 A, T _J = 125°C		42 65 57	50 80 77	mΩ
I _{b(on)}	On-State Drain Current	V _{GS} = -10 V, V _{DS} = -5 V	-25			A
g _{FS}	Forward Transconductance	V _{DS} = -5 V, I _b = -5.3 A		10		S

Dynamic Characteristics

C _{iss}	Input Capacitance	V _{DS} = -15 V, V _{GS} = 0 V, f = 1.0 MHz		528		pF
C _{oss}	Output Capacitance			132		pF
C _{rss}	Reverse Transfer Capacitance			70		pF

Switching Characteristics (Note 2)


t _{d(on)}	Turn-On Delay Time	V _{DD} = -15 V, I _b = -1 A, V _{GS} = -10 V, R _{GEN} = 6 Ω		7	14	ns
t _r	Turn-On Rise Time			13	24	ns
t _{d(off)}	Turn-Off Delay Time			14	25	ns
t _f	Turn-Off Fall Time			9	17	ns
Q _g	Total Gate Charge		V _{DS} = -15 V, I _b = -4 A, V _{GS} = -10 V		10	14
Q _{gs}	Gate-Source Charge			2.2		nC
Q _{gd}	Gate-Drain Charge			2		nC

Drain-Source Diode Characteristics and Maximum Ratings


I _S	Maximum Continuous Drain-Source Diode Forward Current				-2.1	A
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = -2.1 A (Note 2)		-0.8	-1.2	V

Notes:

1. R_{θJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{θJC} is guaranteed by design while R_{θCA} is determined by the user's board design.



a) 50°C/W when mounted on a 1in² pad of 2 oz copper



b) 105°C/W when mounted on a .04 in² pad of 2 oz copper



c) 125°C/W when mounted on a minimum pad.

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < 300μs, Duty Cycle < 2.0%

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.





Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

Packaging Information

SOP-8



SYMBOLS	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	1.35	1.75	0.053	0.069
A1	0.10	0.25	0.004	0.010
D	4.90		0.193	
E	5.80	6.20	0.228	0.244
E1	3.90		0.153	
L	0.40	1.27	0.016	0.050
b	0.31	0.51	0.012	0.020
e	1.27		0.050	